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AbstractÐ MODASC is an ASIC that performs wide area mobile data
acquisition using satellitecommunication to provide global coverage.
This circuit provides two operation modes: an autonomous mode, that
periodically establishesconnection with the control center, and a slave
mode, working as a peripheral connected to a general purpose micro
controller. This experiment has been realized under FUSE special
action in collaboration with SAINSEL.
I. INTRODUCTION
Most data acquisition systems make use of com-
munication channels to send captured data to the
control center. These communication channels
are usually radio links, local computer networks
or dedicated telephone lines. The selection of
the most suitable communication channel is deter-
mined by taking into account application parame-
ters, such as distance, installation and transmission
costs, liability,: : :All previously mentioned com-
munication channel alternatives are used for ®xed
installations or mobile stations in a local area. But
when wide area data acquisition is required, satel-
lite communication is the most valid alternative
because it provides global coverage.
In this paper we present an ASIC designed to
acquire data and send it to a control center via
Inmarsat. This circuit provides two operation
modes: an autonomous mode, that periodically es-
tablishes connection with the control center, and a
slave mode, working as a peripheral connected to a
general purpose microcontroller.
II. FUNCTIONAL DESCRIPTION
The functionality of this circuit can be summarized
as remote data acquisition and communication us-
ing satellite links.
As it has been mentioned above, this circuit present
two different operation modes: an autonomous
mode and a slave mode.
In the ®rst mode, the circuit uses the Data Com-
munication Equipment (DTE) GALAXY-C/GPS
from TRIMBLE [1]. This transceiver uses Inmarsat
Standard-C satellite communication protocol and
also receives signal according to GPS standard.
The DTE/ASIC physical interface is over an RS-
232 link.
In the second mode, this connection and its pro-
tocol are no longer needed, although they can be
easily implemented using one of the 5 available
serial channels implemented in MODASC.
The mode selection is determined by pin named
CONFIG, where 0 and 1 indicates autonomous and
slave modes respectively. As both modes are in-
dependent, bellow they are explained in different
sections.
A. Autonomous Mode
In this mode MODASC captures environmen-
tal data and also determines its position using
GPS. According to a predetermined schedule,
MODASC waits until the control center establishes
a connection, sending queries to determine ASIC
present status.
In ®gure 1 a block diagram of autonomous mode
is shown. In this mode, the most critical issue is
to ensure power supply to guarantee proper op-
eration and location of the system. Therefore, en-
ergy consumption minimization should be taken.
MODASC internally stores sensor information and
receives GPS position from the transceiver. All this
data is periodically sent to the control center.
The functionality of the circuit is completed with
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Figure 1: ASIC functional diagram in autonomous mode
violation sensors, optical and acoustical signals to
indicate functional status, control block, arithmetic
unit, frequency divider and internal con®guration
registers.
MODASC is
connected to the GALAXY transceiver using RS-
232-C. In order to achieve maximum compatibil-
ity with other transceivers, the communication be-
tween ASIC and GALAXY utilizes STANDARD-C
Inmarsat Protocol when possible. The Communi-
cation Module is devoted to this communication
protocol.
To achieve data privacy, standard encryption al-
gorithm (DES)[2] is implemented in MODASC. To
verify data integrity, CRC code is added at the end
of every message.
The Power Supply Module deals with power con-
sumption, activating peripherals only when it is
needed. The activation schedule can be deter-
mined using programmable timers. This mod-
ule also supervises battery voltage level. When
this voltage level is bellow a prede®ned reference
(50%), MODASC begins working in energy saving
mode. When in this mode, its functionality is re-
duced to provide communication with the control
center.
The Analog Signal Acquisition Module captures
environmental analog data. Eight ten-bit analog to
digital stochastic converters [3] are implemented.
The main advantage of these converters is that use
purely digital technology, thus decreasing manu-
facturing costs.
A real-time clock is included to determine commu-
nication periods. This clock is update whenever
ASIC receives GPS time.
The Global Control Module determines the global
functionality of the system, including access to sys-
tem buses.
The kind of messages used in INMARSAT-C pro-
tocol is the 'Store & Forward' class, chosen because
of its high reliability and acceptable transmission
cost.
For debugging facilities, an auxiliary serial port is
connected to the serial port devoted to transceiver
communication, as it is shown in ®gure 2. This
way, when CONFIG is equal to 0 (autonomous
mode), the auxiliary serial port receives all mes-
sages that are transmitted between transceiver
and ASIC, and it can directly send data to the
transceiver to be con®gured. In slave mode (CON-
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Figure 2: ASIC-Transceiver protocol monitoring in autonomous mode
FIG=1) serial ports are working independently.
B. Slave Mode
In this mode MODASC works as a peripheral to a
standard microprocessor. In ®gure 3 a block dia-
gram corresponding to the slave mode is shown.
An 8-bit data bus, 6-bit address bus, R= W and CS
are microcontroller's signals to access ASIC data.
In this mode, MODASC provides 5 serial commu-
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Figure 3: ASIC functional diagram in slave mode
nication ports. They manage 8 data, one start and
one stop bits. Whenever an UART receives one
data byte, it generates an external interruption.
Similarly, when one data byte is written in the
transmission register, it is automatically transmit-
ted. When this buffer empties, the corresponding
state ¯ag is activated. There exist a mask register
to deactivate interruptions, and an error register to
indicate frame errors.
Another communication block implements a sim-
pli®ed version of an I2C bus [4]. This is a syn-
chronous serial communication channel, that uti-
lizes only two lines: a bidirectional data line and
a synchronization clock line. In our approach, this
mode is considered to be master respect to periph-
eral circuits that work as slaves when they are con-
nected to this port.
Communication frames are composed of 7-bit ad-
dress, a R/W bit, one byte of data, and an reception
acknowledge bit (see ®gure 4). The synchroniza-
tion clock frequency is 100 K bits/s.
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Figure 4: I2C bus data transfer
Signal timing and electrical features comply spec-
i®cations given in [4].
External control of I2C bus is realized by writing
and reading operations of corresponding output
and input data registers. Available status register
allows for control of this block. Both interrupt and
polling management of this port is possible.
A Watch-Dog circuit has been included in ASIC
functionality to prevent microcontroller from be-
ing blocked.
ASIC functionality is completed with 8 input and
8 output digital signals, 8 Analog to digital con-
verters based on stochastic logic [3] as it is drawn
in ®gure 5, a real time clock, and DES block
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Figure 5: Block Diagram of an analog to digital converter based on
stochastic logic
III. IMPLEMENTATION
Critical blocks, such as Inmarsat-C protocol, have
been simulated in C language. Now, the hole
system its being described in behavioral language
(VERILOG [5]). The ASIC will be designed using
CADENCE DESIGN FRAMEWORK II. The ASIC
has a estimated area of 50mm2 using ES2 ECPD07
Standar Cell technology and PLCC-84 package has
been selected.
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